

# Peng Wu<sup>ID</sup>

Assistant Professor, Peking University

E-mail: [wupeng@pku.edu.cn](mailto:wupeng@pku.edu.cn) ◇ 5 Yihuyuan Road, Haidian District, Beijing, China

[Website](#) | [Google Scholar](#) | [ResearchGate](#) | [LinkenIn](#) | *Last updated: 9/24/2024*

## EDUCATION

---

<b>PhD in Electrical and Computer Engineering</b> Purdue University <b>Advisor:</b> Prof. Joerg Appenzeller	Aug. 2015 - Oct. 2021
<b>Bachelor in Microelectronics</b> Tsinghua University	Aug. 2011 - Jul. 2015

## WORK EXPERIENCE

---

<b>Assistant Professor</b> Peking University, School of Electronics	Sep. 2024 - Present
<b>Postdoctoral Associate</b> MIT, Research Laboratory of Electronics <b>Advisor:</b> Prof. Jing Kong	Nov. 2021 - Aug. 2024

## RESEARCH INTERESTS

---

- Experimental study on nanoscale transistors based on two-dimensional (2D) materials for beyond-CMOS applications, such as hardware security and in-memory computing
- Low-power steep-slope transistors, including TFET and cold-source/Dirac-source FET
- Semiconductor physics and electron transport in nanoscale transistors

## AWARDS AND RECOGNITIONS

---

- Runner-up, Science Communication Shark Tank Competition at Birck Nanotechnology Center (2020)
- Third Place Poster Prize, 3rd Annual Microelectronics Integrity Meeting Poster Contest (2018)
- Best Poster Award, SRC LEAST Center Annual Review (2017)
- Outstanding Graduate (Top 10%), Tsinghua University (2015)
- Scholarship for Academic/Comprehensive Excellence, Tsinghua University (2012-2014)

## PROFESSIONAL SERVICE

---

### Membership

- IEEE Member

### Reviewer

- *Nature*, *Nature Electronics*, *Nature Communications*, *Advanced Materials*, *Nano Letters*, *IEEE Transactions on Electron Devices* (**Golden Reviewer**, 2022-2023), *IEEE Electron Device Letters* (**Golden Reviewer**, 2020-2023), *IEEE Transactions on Nanotechnology*, *IEEE Journal of the Electron Devices Society*, *ACS Applied Nano Materials*, *ACS Applied Electronic Materials*, *Small*, *Journal of Computational Electronics*, *physica status solidi (a)*.

## JOURNAL PUBLICATIONS

---

### Preprint

1. Hao-Yu Lan, Chih-Pin Lin, Jun Cai, Zheng Sun, **Peng Wu**, Yuanqiu Tan, Tuo-Hung Hou, Joerg Appenzeller, Zhihong Chen, “[Stable Nitric Oxide Doping in Monolayer WSe<sub>2</sub> for High-Performance P-type Transistors](#),” *Research Square* (2024).

### Journal articles

27. Jun Cai, Huairuo Zhang, Yuanqiu Tan, Zheng Sun, **Peng Wu**, Rahul Tripathi, Sergiy Krylyuk, Caleb Suhy, Jing Kong, Albert V. Davydov, Zhihong Chen, Joerg Appenzeller, “[On-Chip Synthesis of Quasi-2D Semimetals from Multi-Layer Chalcogenides](#),” *Advanced Materials*, 2410815, (2024).
26. Ramamoorthy Ramesh, Sayeef Salahuddin, Suman Datta; Carlos H. Diaz, Dmitri E. Nikonov, Ian A. Young, Donhee Ham, Meng-Fan Chang, Win-San Khwa, Ashwin Sanjay Lele, Christian Binek, Yen-Lin Huang, Yuan-Chen Sun; Ying-Hao Chu, Bhagwati Prasad, Michael Hoffmann, Jia-Mian Hu, Zhi (Jackie) Yao, Laurent Bellaiche, **Peng Wu**, Jun Cai, Joerg Appenzeller, Supriyo Datta, Kerem Y. Camsari, Jaesuk Kwon, Jean Anne C. Incorvia; Inge Asselberghs, Florin Ciubotaru, Sebastien Couet, Christoph Adelman, Yi Zheng; Aaron M. Lindenberg, Paul G. Evans, Peter Ercius, Iuliana P. Radu, “[Roadmap on low-power electronics](#),” *APL Materials* **12**, 099201, (2024).
25. **Peng Wu**, Jianfeng Jiang, Lian-Mao Peng, “[Setting a standard for benchmarking 2D transistors with silicon](#),” *Nature Reviews Electrical Engineering* (2024) (Comment).
24. Jun Cai, **Peng Wu**, Rahul Tripathi, Jing Kong, Zhihong Chen, Joerg Appenzeller, “[Ternary Content-Addressable Memory Based on a Single Two-Dimensional Transistor for Memory-Augmented Learning](#),” *ACS Nano* **18**, 23489–23496 (2024).
23. Hongwei Liu, Tianyi Zhang, **Peng Wu**, Hae Won Lee, Zhenjing Liu, Tsz Wing Tang, Shin-Yi Tang, Ting Kang, Ji-Hoon Park, Jun Wang, Kenan Zhang, Xudong Zheng, Yu-Ren Peng, Yu-Lun Chueh, Yuan Liu, Tomás Palacios, Jing Kong, Zhengtang Luo, “[Boosting Monolayer Transition Metal Dichalcogenides Growth by Hydrogen-Free Ramping during Chemical Vapor Deposition](#),” *Nano Letters* **24**, 8277–8286 (2024).
22. **Peng Wu**, Jing Kong, “[Doping for ohmic contacts in 2D transistors](#),” *Nature Electronics* **7**, 519-520 (2024) (News & Views).
21. **Peng Wu**, Tianyi Zhang, Jiadi Zhu, Tomás Palacios, Jing Kong, “[2D materials for logic device scaling](#),” *Nature Materials* **23**, 23-25 (2024) (Feature).
20. **Peng Wu**, “[Mobility overestimation in molybdenum disulfide transistors due to invasive voltage probes](#),” *Nature Electronics* **6**, 836–838 (2023) (Matters Arising).
19. Jun Cai, Zheng Sun, **Peng Wu**, Rahul Tripathi, Hao-Yu Lan, Jing Kong, Zhihong Chen, Joerg Appenzeller, “[High-Performance Complementary Circuits from Two-Dimensional MoTe<sub>2</sub>](#),” *Nano Letters* **23**, 10939–10945 (2023).
18. Tianyi Zhang, Jiangtao Wang, **Peng Wu**, Ang-Yu Lu, Jing Kong, “[Vapour-phase deposition of two-dimensional layered chalcogenides](#),” *Nature Reviews Materials* **8**, 799–821 (2023) (Invited review).
17. Zheng Sun, Chin-Sheng Pang, **Peng Wu**, Terry Y.T. Hung, Ming-Yang Li, San Lin Liew, Chao-Ching Cheng, Han Wang, H.-S. Philip Wong, Lain-Jong Li, Iuliana Radu, Zhihong Chen, Joerg Appenzeller, “[Statistical Assessment of High-Performance Scaled Double-Gate Transistors from Monolayer WS<sub>2</sub>](#),” *ACS Nano* **16**, 14942–14950 (2022).
16. Mengyuan Li, **Peng Wu**, Bo Zhou, Xiaobo Sharon Hu, Joerg Appenzeller, “[Cross-Coupled Gated Tunneling Diodes With Unprecedented PVCs Enabling Compact SRAM Design—Part II: SRAM Circuit](#),” *IEEE Transactions on Electron Devices* **69** (11), 6078-6084 (2022).
15. **Peng Wu**, Mengyuan Li, Bo Zhou, Xiaobo Sharon Hu, Joerg Appenzeller, “[Cross-Coupled Gated Tunneling Diodes With Unprecedented PVCs Enabling Compact SRAM Design—Part I: Device Concept](#),” *IEEE Transactions on Electron Devices* **69** (11), 6078-6084 (2022).
14. **Peng Wu**, Joerg Appenzeller, “[Explaining Steep-Slope Switching in Carbon Nanotube Dirac-Source Field-Effect Transistors](#),” *IEEE Transactions on Electron Devices* **69** (9), 5270-5275 (2022).
13. **Peng Wu**, Joerg Appenzeller, “[Design Considerations for 2-D Dirac-Source FETs—Part II: Nonidealities and Benchmarking](#),” *IEEE Transactions on Electron Devices* **69** (8), 4681–4685 (2022).
12. **Peng Wu**, Joerg Appenzeller, “[Design Considerations for 2-D Dirac-Source FETs—Part I: Basic Operation and Device Parameters](#),” *IEEE Transactions on Electron Devices* **69** (8), 4674–4680 (2022).
11. Chin-Sheng Pang, **Peng Wu**, Joerg Appenzeller, Zhihong Chen, “[Thickness-Dependent Study of High-Performance WS<sub>2</sub>-FETs With Ultrascaled Channel Lengths](#),” *IEEE Transactions on Electron Devices* **68** (4), 2123-2129 (2021).

10. Chin-Cheng Chiang, Vaibhav Ostwal, **Peng Wu**, Chin-Sheng Pang, Feng Zhang, Zhihong Chen, Joerg Appenzeller, “[Memory Applications from 2D Materials](#),” *Applied Physics Reviews* **8**, 021306 (2021).
9. Chin-Sheng Pang, Ruiping Zhou, Xiangkai Liu, **Peng Wu**, Terry Y. T. Hung, Shiqi Guo, Mona E. Zaghloul, Sergiy Krylyuk, Albert V. Davydov, Joerg Appenzeller, Zhihong Chen, “[Mobility Extraction in 2D Transition Metal Dichalcogenide Devices—Avoiding Contact Resistance Implied Overestimation](#),” *Small* **17**, 2100940 (2021).
8. **Peng Wu**, Joerg Appenzeller, “[Artificial Sub-60 Millivolts/Decade Switching in a Metal-Insulator-Metal-Insulator-Semiconductor Transistor Without a Ferroelectric Component](#),” *ACS Nano* **15**, 5158–5164 (2021).
7. **Peng Wu**, Dayane Reis, Xiaobo Sharon Hu, Joerg Appenzeller, “[Two-dimensional transistors with reconfigurable polarities for secure circuits](#),” *Nature Electronics* **4**, 45-53 (2021).  
(Featured on [Purdue News](#), [ArsTechnica](#))
6. **Peng Wu**, Joerg Appenzeller, “[Toward CMOS like devices from two-dimensional channel materials](#),” *APL Materials* **7**, 100701 (2019) (*Editor’s Pick*).
5. **Peng Wu**, Joerg Appenzeller, “[Reconfigurable Black Phosphorus Vertical Tunneling Field-Effect Transistor With Record High ON-Currents](#),” *IEEE Electron Device Letters* **40**, 981-984 (2019).
4. **Peng Wu**, Tarek Ameen, Huairuo Zhang, Leonid A. Bendersky, Hesameddin Ilatikhameneh, Gerhard Klimeck, Rajib Rahman, Albert V. Davydov, Joerg Appenzeller, “[Complementary Black Phosphorus Tunneling Field-Effect Transistors](#),” *ACS Nano* **13**, 377-385 (2018).
3. Bernhard Stampfer, Feng Zhang, Yury Yuryevich Illarionov, Theresia Knobloch, **Peng Wu**, Michael Waltl, Alexander Grill, Joerg Appenzeller, Tibor Grasser, “[Characterization of Single Defects in Ultrascaled MoS<sub>2</sub> Field-Effect Transistors](#),” *ACS Nano* **12**, 5368-5375 (2018).
2. Abhijith Prakash, Hesameddin Ilatikhameneh, **Peng Wu**, Joerg Appenzeller, “[Understanding contact gating in Schottky barrier transistors from 2D channels](#),” *Scientific Reports* **7**, 12596 (2017).
1. Guo Zhang, Jinyu Zhang, Zhan Liu, **Peng Wu**, Huaqiang Wu, He Qian, Yan Wang, Zhiyong Zhang, Zhiping Yu, “[Geometry Optimization of Planar Hall Devices Under Voltage Biasing](#),” *IEEE Transactions on Electron Devices* **61** (12), 4216-4223 (2014).

## CONFERENCE PUBLICATIONS & PRESENTATIONS

---

8. Jun Cai, **Peng Wu**, Rahul Tripathi, Zhihong Chen, Jing Kong and Joerg Appenzeller, “[Ultra-compact ternary content-addressable memory cell based on single ambipolar two-dimensional floating-gate transistor](#),” *81st Device Research Conference (DRC)*, 2023 (Oral presentation).
7. Chin-Sheng Pang, **Peng Wu**, Joerg Appenzeller, Zhihong Chen, “[Sub-1nm EOT WS<sub>2</sub>-FET with  \$I\_{DS} > 600 \mu\text{A}/\mu\text{m}\$  at  \$V\_{DS} = 1\text{V}\$  and  \$SS < 70\text{mV}/\text{dec}\$  at  \$L\_G = 40\text{nm}\$](#) ,” *66th IEEE International Electron Devices Meeting (IEDM)*, 2020 (Oral presentation).
6. Theresia Knobloch, Jakob Michl, Dominic Waldhör, Yury Illarionov, Bernhard Stampfer, Alexander Grill, Ruiping Zhou, **Peng Wu**, Michael Waltl, Joerg Appenzeller, Tibor Grasser, “[Analysis of single electron traps in nano-scaled MoS<sub>2</sub> FETs at cryogenic temperatures](#),” *78th Device Research Conference (DRC)*, 2020 (Oral presentation).
5. **Peng Wu**, Ruiping Zhou, Chin-Sheng Pang, Xiangkai Liu, Zhihong Chen, Joerg Appenzeller, “[Contact Resistance Model for WSe<sub>2</sub> Schottky-Barrier FET](#),” *78th Device Research Conference (DRC)*, 2020 (Oral presentation).
4. **Peng Wu**, Joerg Appenzeller, “[High Performance Complementary Black Phosphorus FETs and Inverter Circuits Operating at Record-Low  \$V\_{DD}\$  down to 0.2V](#),” *76th Device Research Conference (DRC)*, 2018 (Oral presentation).
3. **Peng Wu**, Abhijith Prakash, Joerg Appenzeller, “[First demonstration of band-to-band tunneling in black phosphorus](#),” *75th Device Research Conference (DRC)*, 2017 (Oral presentation).
2. **Peng Wu**, Jinyu Zhang, Li Zhang, Zhiping Yu, “[Channel-Potential Based Compact Model of Double-Gate Tunneling FETs Considering Channel-Length Scaling](#),” *IEEE International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 2015 (Oral presentation).

1. **Peng Wu**, Chenyue Ma, Lining Zhang, Xinnan Lin, Mansun Chan, “[Investigation of Nitrogen Enhanced NBTI Effect Using the Universal Prediction Model](#),” *IEEE International Reliability Physics Symposium (IRPS)*, 2015 (Poster presentation).

## **PATENT**

---

1. **Peng Wu**, Joerg Appenzeller, “[CROSS-COUPLED GATED TUNNEL DIODE \(XTD\) DEVICE WITH INCREASED PEAK-TO-VALLEY CURRENT RATIO \(PVCR\)](#),” *U.S. Patent*, 12,080,808, 2024.